clash-lib-1.10.0: prims/systemverilog/Clash_Signal_Internal.primitives.yaml

- BlackBox:
    name: Clash.Signal.Internal.delay#
    kind: Declaration
    outputUsage: NonBlocking
    type: |-
      delay#
        :: ( KnownDomain dom        -- ARG[0]
           , NFDataX a )            -- ARG[1]
        => Clock dom                -- ARG[2]
        -> Enable dom               -- ARG[3]
        -> a                        -- ARG[4]
        -> Signal clk a             -- ARG[5]
        -> Signal clk a
    resultInit:
      template: ~IF~ISINITDEFINED[0]~THEN~CONST[4]~ELSE~FI
    resultName:
      template: ~CTXNAME
    template: |-
      // delay begin~IF ~ISACTIVEENABLE[3] ~THEN
      always_ff @(~IF~ACTIVEEDGE[Rising][0]~THENposedge~ELSEnegedge~FI ~ARG[2]) begin : ~GENSYM[~RESULT_delay][1]
        if (~ARG[3]) begin
          ~RESULT <= ~ARG[5];
        end
      end~ELSE
      always @(~IF~ACTIVEEDGE[Rising][0]~THENposedge~ELSEnegedge~FI ~ARG[2]) begin : ~SYM[1]
        ~RESULT <= ~ARG[5];
      end~FI
      // delay end
- BlackBox:
    name: Clash.Signal.Internal.asyncRegister#
    kind: Declaration
    outputUsage: NonBlocking
    type: |-
      asyncRegister#
        :: ( KnownDomain dom        -- ARG[0]
           , NFDataX a )            -- ARG[1]
        => Clock dom                -- ARG[2]
        -> Reset dom                -- ARG[3]
        -> Enable dom               -- ARG[4]
        -> a                        -- ARG[5] (powerup value)
        -> a                        -- ARG[6] (reset value)
        -> Signal clk a             -- ARG[7]
        -> Signal clk a
    resultInit:
      template: ~IF~ISINITDEFINED[0]~THEN~CONST[5]~ELSE~FI
    resultName:
      template: ~CTXNAME
    template: |-
      // async register begin
      always_ff @(~IF~ACTIVEEDGE[Rising][0]~THENposedge~ELSEnegedge~FI ~ARG[2]~IF ~ISUNDEFINED[6] ~THEN ~ELSE or ~IF ~ISACTIVEHIGH[0] ~THEN posedge ~ELSE negedge ~FI ~VAR[rst][3]~FI) begin : ~GENSYM[~RESULT_register][1]
        ~IF ~ISUNDEFINED[6] ~THEN ~ELSEif (~IF ~ISACTIVEHIGH[0] ~THEN ~ELSE ! ~FI~VAR[rst][3]) begin
          ~RESULT <= ~CONST[6];
        end else ~FI~IF ~ISACTIVEENABLE[4] ~THEN if (~ARG[4]) ~ELSE ~FI begin
          ~RESULT <= ~ARG[7];
        end
      end
      // async register end
- BlackBox:
    name: Clash.Signal.Internal.register#
    kind: Declaration
    outputUsage: NonBlocking
    type: |-
      register#
        :: ( KnownDomain dom        -- ARG[0]
           , NFDataX a )            -- ARG[1]
        => Clock dom                -- ARG[2]
        -> Reset dom                -- ARG[3]
        -> Enable dom               -- ARG[4]
        -> a                        -- ARG[5] (powerup value)
        -> a                        -- ARG[6] (reset value)
        -> Signal clk a             -- ARG[7]
        -> Signal clk a
    resultInit:
      template: ~IF~ISINITDEFINED[0]~THEN~CONST[5]~ELSE~FI
    resultName:
      template: ~CTXNAME
    template: |-
      // register begin
      always_ff @(~IF~ACTIVEEDGE[Rising][0]~THENposedge~ELSEnegedge~FI ~ARG[2]~IF ~ISSYNC[0] ~THEN ~ELSE~IF ~ISUNDEFINED[6] ~THEN ~ELSE or ~IF ~ISACTIVEHIGH[0] ~THEN posedge ~ELSE negedge ~FI ~VAR[rst][3]~FI~FI) begin : ~GENSYM[~RESULT_register][1]
        ~IF ~ISUNDEFINED[6] ~THEN ~ELSEif (~IF ~ISACTIVEHIGH[0] ~THEN ~ELSE ! ~FI~VAR[rst][3]) begin
          ~RESULT <= ~CONST[6];
        end else ~FI~IF ~ISACTIVEENABLE[4] ~THEN if (~ARG[4]) ~ELSE ~FI begin
          ~RESULT <= ~ARG[7];
        end
      end
      // register end
- BlackBox:
    name: Clash.Signal.Internal.tbClockGen
    kind: Declaration
    outputUsage: Blocking
    type: |-
      tbClockGen
        :: KnownDomain dom     -- ARG[0]
        => Signal dom Bool     -- ARG[1]
        -> Clock dom
    template: |-
      // ~IF~ISACTIVEENABLE[1]~THENtbClockGen~ELSEclockGen~FI begin
      // pragma translate_off
      // 1 = 0.1ps
      localparam ~GENSYM[half_period][0] = (~PERIOD[0]0 / 2);
      always begin
        ~RESULT = ~IF~ACTIVEEDGE[Rising][0]~THEN 0 ~ELSE 1 ~FI;
        #~LONGESTPERIOD0 forever begin
          ~IF~ISACTIVEENABLE[1]~THEN
          if (~ ~ARG[1]) begin
            `ifdef VERILATOR
              $c("std::exit(0);");
            `endif
            $finish;
          end
          ~ELSE~FI
          ~RESULT = ~ ~RESULT;
          #~SYM[0];
          ~RESULT = ~ ~RESULT;
          #~SYM[0];
        end
      end
      // pragma translate_on
      // tbClockGen end
    warning: Clash.Signal.Internal.tbClockGen is not synthesizable!
    workInfo: Always
- BlackBox:
    name: Clash.Signal.Internal.tbDynamicClockGen
    kind: Declaration
    outputUsage: Blocking
    type: |-
      tbDynamicClockGen
        :: KnownDomain dom     -- ARG[0]
        -> Signal dom Natural  -- ARG[1]
        -> Signal dom Bool     -- ARG[2]
        => Clock dom
    template: |-
      // tbDynamicClockGen begin
      // pragma translate_off
      // 1 = 0.1ps
      time ~GENSYM[half_period][0];
      always begin
        ~RESULT = ~IF~ACTIVEEDGE[Rising][0]~THEN 0 ~ELSE 1 ~FI;
        #~LONGESTPERIOD0 forever begin
          ~IF~ISACTIVEENABLE[2]~THEN
          if (~ ~ARG[2]) begin
            `ifdef VERILATOR
              $c("std::exit(0);");
            `endif
            $finish;
          end
          ~ELSE~FI
          // 1 = 0.1ps
          ~SYM[0] = (~VAR[periods][1] / 2);

          ~RESULT = ~ ~RESULT;
          #(~SYM[0] * 0.01);
          ~RESULT = ~ ~RESULT;
          #(~SYM[0] * 0.01);
        end
      end
      // pragma translate_on
      // tbDynamicClockGen end
    warning: Clash.Signal.Internal.tbDynamicClockGen is not synthesizable!
    workInfo: Always
- BlackBox:
    name: Clash.Signal.Internal.resetGenN
    kind: Declaration
    outputUsage: Blocking
    type: 'resetGenN :: (KnownDomain
      dom, 1 <= n) => SNat n -> Reset dom'
    template: |-
      // resetGen begin
      // pragma translate_off
      localparam ~GENSYM[reset_period][0] = ~LONGESTPERIOD0 - 10 + (~LIT[2] * ~PERIOD[0]0);
      initial begin
        #1 ~RESULT = ~IF ~ISACTIVEHIGH[0] ~THEN 1 ~ELSE 0 ~FI;
        #~SYM[0] ~RESULT = ~IF ~ISACTIVEHIGH[0] ~THEN 0 ~ELSE 1 ~FI;
      end
      // pragma translate_on
      // resetGen end
    warning: Clash.Signal.Internal.resetGenN can not be synthesized to hardware!
    workInfo: Always